MTP memory for SOI process
地域：
Singapore
摘要
Embodiments of a multi-time programmable (MTP) structure for non-volatile memory cells are presented. The memory cell includes an ultra-thin silicon-on-insulator (SOI) substrate. A transistor having a floating gate is disposed on the SOI substrate. The transistor comprises first and second source/drain (S/D) regions disposed adjacent to sides of the floating gate. A control capacitor having a control gate is disposed on the SOI substrate. The control gate is directly coupled to the floating gate. A device well is disposed in the base substrate and underlaps the floating gate and the control gate. A capacitor back-gate is embedded within the base substrate and in electrical communication with the control gate. A contact region is disposed within the device well.
說明書
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Non-volatile multi-time programmable (MTP) memories have been introduced for beneficial use in a number of applications where customization is required for both digital and analog designs. Most of the existing approaches for constructing MTP memories are based on planar bulk silicon technology. However, current design limitations for MTP memories have resulted in diminishing improvements in device performance. For example, continued scaling of MTP memories based on bulk silicon technology may undesirably increase short-channel effects (SCE).
Therefore, there is a need to provide improved MTP memories with improved performance.
Embodiments generally relate to MTP memories. In one embodiment, a non-volatile MTP memory cell is disclosed. The memory cell includes an ultra-thin silicon-on-insulator (SOI) substrate. The SOI substrate includes a very thin buried oxide (BOX) layer disposed between a base substrate and a very thin body substrate layer. The memory cell includes a transistor having a floating gate disposed on the SOI substrate. The transistor includes first and second source/drain (S/D) regions disposed in the body substrate layer and adjacent to sides of the floating gate. The memory cell includes a control capacitor having a control gate disposed on the SOI substrate. The control gate is directly coupled to the floating gate. A device well is disposed in the base substrate and underlaps the floating gate and control gate. A first portion of the device well defines a capacitor back-gate embedded within the base substrate. The capacitor back-gate is in electrical communication with the control gate. A contact region disposed within the device well.
權(quán)利要求
What is claimed is:1. A non-volatile (NV) multi-time programmable (MTP) memory cell comprising:a silicon-on-insulator (SOI) substrate having a body substrate disposed over a base substrate, wherein a buried oxide (BOX) layer is disposed between the base substrate and the body substrate; an active region defined in the SOI substrate, wherein the active region comprises a transistor region and a capacitor region; a gate structure disposed on the SOI substrate, the gate structure comprises a gate electrode layer disposed over a gate dielectric layer, wherein the gate structure extends continuously across the active region to overlap the transistor region and the capacitor region, wherein a first portion of the gate structure defines a transistor gate and a second portion of the gate structure defines a capacitor gate; a first polarity type device well disposed in the base substrate, wherein the device well traverses the transistor region and the capacitor region, the device well underlaps the transistor gate and the capacitor gate; first and second doped regions disposed within the capacitor region, wherein the first doped region is disposed in the body substrate and the second doped region is disposed in the base substrate within the device well, wherein the first and the second doped regions comprise first polarity type dopants, wherein the first and the second doped regions comprise a higher dopant concentration of first polarity type dopants relative to the device well; and wherein a back contact region is defined in the base substrate within the device well, wherein the back contact region is displaced away from the transistor region and the capacitor region. 2. The memory cell of claim 1 wherein the SOI substrate is a fully depleted SOI substrate comprising a very thin body substrate and a very thin BOX layer. 3. The memory cell of claim 1 wherein the transistor region comprises first and second source/drain (S/D) regions disposed adjacent to first and second sides of the transistor gate, wherein the first and the second S/D regions comprise a heavily doped epitaxial layer disposed on the body substrate. 4. The memory cell of claim 3 wherein each of the first and the second S/D regions extend vertically from a top surface of the heavily doped epitaxial layer to a bottom surface of the body substrate. 5. The memory cell of claim 1 comprising a capacitor contact region disposed adjacent to a side of the capacitor gate within the capacitor region, wherein the capacitor contact region comprises a heavily doped epitaxial layer disposed on the body substrate. 6. The memory cell of claim 5 wherein the capacitor region is devoid of a second capacitor contact region. 7. The memory cell of claim 5 wherein the capacitor contact region and the back contact region in the base substrate are coupled to a common control gate line (CGL). 8. The memory cell of claim 5 wherein the device well include same polarity type dopants as the capacitor contact region and the back contact region. 9. The memory cell of claim 1 comprising a trench region disposed in the SOI substrate, wherein the trench region is disposed directly over the back contact region and extends through the body substrate and the BOX layer. 10. The memory cell of claim 1 comprising a silicide block disposed on the gate structure, wherein the silicide block covers a topmost surface of the transistor gate and the capacitor gate. 11. A non-volatile (NV) multi-time programmable (MTP) memory cell comprising:an ultra-thin silicon-on-insulator (SOI) substrate having a body substrate disposed over a base substrate, wherein a very thin buried oxide (BOX) layer is disposed between the base substrate and the body substrate; an active region defined in the SOI substrate, wherein the active region comprises a transistor region and a capacitor region; a gate structure disposed on the SOI substrate, the gate structure comprises a gate electrode layer disposed over a gate dielectric layer, wherein the gate structure extends continuously across the active region to overlap the transistor region and the capacitor region, wherein a first portion of the gate structure defines a transistor gate and a second portion of the gate structure defines a capacitor gate; a first polarity type device well disposed in the base substrate, wherein the device well traverses the transistor region and the capacitor region, the device well underlaps the transistor gate and the capacitor gate; and first and second doped regions disposed within the capacitor region, wherein the first doped region is disposed in the body substrate and the second doped region is disposed in the base substrate within the device well, wherein the first and the second doped regions comprise first polarity type dopants, wherein the first and the second doped regions comprise a higher dopant concentration of first polarity type dopants relative to the device well. 12. The memory cell of claim 11 wherein the first and second doped regions comprise a same or substantially similar concentration of first polarity type dopants. 13. The memory cell of claim 12 wherein the first and second doped regions are in contact with the BOX layer. 14. The memory cell of claim 11 comprising a back contact region defined in the base substrate within the device well, wherein the back contract region is displaced away from the transistor region and the capacitor region. 15. The memory cell of claim 11 wherein the transistor region comprises first and second source/drain (S/D) regions disposed adjacent to first and second sides of the transistor gate, wherein the first and the second S/D regions comprise heavily doped epitaxial layers disposed on the body substrate. 16. The memory cell of claim 11 comprising a silicide block disposed on the gate structure, wherein the silicide block extends over the transistor gate and the capacitor gate. 17. A non-volatile (NV) multi-time programmable (MTP) memory cell comprising:a fully depleted silicon-on-insulator (FDSOI) substrate having a body substrate disposed over a base substrate, wherein the FDSOI substrate includes a thin buried oxide (BOX) layer disposed between the base substrate and the body substrate; an active region defined in the FDSOI substrate, wherein the active region comprises a transistor region and a capacitor region; a gate structure disposed on the FDSOI substrate, the gate structure comprises a gate electrode layer disposed over a gate dielectric layer, wherein the gate structure extends continuously across the active region to overlap the transistor region and the capacitor region, wherein a first portion of the gate structure defines a transistor gate and a second portion of the gate structure defines a capacitor gate, wherein the transistor gate and the capacitor gate comprise a common gate electrode layer and a common gate dielectric layer; a first polarity type device well disposed in the base substrate, wherein the device well extends laterally to traverse the transistor region and the capacitor region, the device well underlaps the transistor gate and the capacitor gate; first and second doped regions disposed within the capacitor region, wherein the first doped region is disposed in the body substrate and the second doped region is disposed in the base substrate within the device well, whereinthe first and the second doped regions are first polarity type doped regions comprising a higher dopant concentration of first polarity type dopants relative to the device well, and the second doped region extends to a depth shallower than a depth of the device well; and wherein a contact region is defined in the base substrate within the device well, wherein the contact region is displaced away from the transistor region and the capacitor region. 18. The memory cell of claim 17 wherein the first and second doped regions are intermediately doped with first polarity type dopants, the device well is lightly doped with first polarity type dopants, and the first polarity type dopant is n-type dopant. 19. The memory cell of claim 17 wherein the transistor region comprises first and second source/drain (S/D) regions disposed adjacent to first and second sides of the transistor gate, and wherein the first and second S/D regions comprise a heavily doped epitaxial layer disposed on the body substrate. 20. The memory cell of claim 17 comprising a trench region disposed in the FDSOI substrate over the contact region, wherein the trench region extends downwardly through the body substrate and the BOX layer to expose the contact region.
意見反饋
使用該功能遇到問題
該功能需要專業(yè)版企業(yè)版VIP權(quán)限，您可以：
您也可以聯(lián)系官方QQ: 2157717237 電話: 13264338900