The dummy gate insulation layer 153c may be formed between each of the first to third fins F1 to F3 and the dummy gate electrode 155c. The dummy gate insulation layer 153c may be formed along the top surface of the device isolation layer 143 and the sidewalls of the first spacer 115. The dummy gate insulation layer 153c may include a high-k material having a higher dielectric constant than a silicon oxide layer. For example, the dummy gate insulation layer 153c may include HfO2, ZrO2, LaO, Al2O3 or Ta2O5.
The dummy gate electrode 155c may include first and second metal layers MG1 and MG2. In some embodiments, the dummy gate electrode 155c may include two or more sequentially stacked metal layers MG1 and MG2. For example, the first metal layer MG1 may include at least one of TiN, TaN, TiC, TiAlC and TaC. In addition, the second metal layer MG2 may include W or Al. In some embodiments, the dummy gate electrode 155c may include a non-metal material, e.g., Si or SiGe.
Referring to