According to one embodiment, the device can comprise, within the supporting substrate, a semiconductive well situated under said active zone, and a well contact intended to bias said well.
According to one embodiment, the device can comprise a number of MOS transistors of which the rectilinear gate parts are parallel and mutually electrically connected via their forked part, so that all of the extensions of the transistors form a single line of gate material at right angles to each rectilinear gate part and from which extend said corresponding branches.
Two neighboring transistors can have their source regions or their drain regions in common.
According to one embodiment, at least one substrate contact is situated on the corresponding raised semiconductive region.
As a variant, at least one raised semiconductive region is in contact with at least one forked part of the gate region and at least one substrate contact is situated on said gate region.
Other advantages and features of the invention will become apparent on studying the detailed description of non-limiting embodiments, and the attached drawings in which: