The Processor 710 of the Computer System 701 may be comprised of one or more CPUs 712. The Processor 710 may additionally be comprised of one or more memory buffers or caches (not depicted) that provide temporary storage of instructions and data for the CPU 712. The CPU 712 may perform instructions on input provided from the caches or from the Memory 720 and output the result to caches or the Memory 720. The CPU 712 may be comprised of one or more circuits configured to perform one or methods consistent with embodiments of the present disclosure. In some embodiments, the Computer System 701 may contain multiple Processors 710 typical of a relatively large system. In other embodiments, however, the Computer System 701 may be a single processor with a singular CPU 712.