In a similar fashion as the global anode embodiment, the global cathode sub-pixel 72 may create different gray levels through following a binary pulse width modulation scheme. The binary pulse width modulation scheme may use a bit-plane clock in part to control the control signals outputted from the row driver 60. In this way, the Emit_en signal 420 may be enabled for shorter time periods for bits of lesser significance (e.g., least significant bit of DATA 412) on the perceived gray level and may be enabled for longer time periods for bits of greater significance (e.g., most significant bit of DATA 412) on the perceived gray level. In some embodiments, a Sel signal 415 may be modulated to cause light to emit from the sub-pixel 72 according to different gray levels.
As described in