A gate of the first switching transistor TFT1 is connected to a first scan signal terminal GATE1, a first electrode of the first switching transistor TFT1 is connected to a data signal terminal DATA, and a second electrode of the first switching transistor TFT1 is connected to a first node. A gate of the second switching transistor TFT2 is connected to a second scan signal terminal GATE2, a first electrode of the second switching transistor TFT2 is connected to a second node, and a second electrode of the second switching transistor TFT2 is connected to a sensing signal line SL. A first terminal of the reset switch Spre_L is connected to a reset signal terminal, and a second terminal of the reset switch Spre_L is connected to the sensing signal line SL. A gate of the driving transistor TFT3 is connected to the first node, a first electrode of the driving transistor TFT3 is connected to a first voltage terminal VDD, and a second electrode of the driving transistor TFT3 is connected to the second node. A first terminal of the energy storage capacitor Cst is connected to the first node, and a second terminal of the energy storage capacitor Cst is connected to the second node. A first terminal of the organic light-emitting diode OLED is connected to the second node, and a second terminal of the OLED is grounded.
To simplify the description, a first level is used to represent a valid level and a second level is used to represent an invalid level hereinafter.