Source driver 24 operates a shift register (not illustrated) and a sampling latch circuit (not illustrated) of source driver 24 according to the various control signals, and converts the image data into an analog signal using a DA converter circuit (not illustrated), thereby generating the data voltage. Source driver 24 includes an amplifier (not illustrated) that amplifies the positive-polarity data voltage and an amplifier (not illustrated) that amplifies the negative-polarity data voltage, and the data voltage is amplified by the amplifier selected according to the polarity, and supplied to data signal line SL.
Gate driver 25 supplies the gate signal to gate signal line GL based on various timing signals (for example, a gate start pulse signal and a gate clock signal) acquired from controller 30. Gate driver 25 generates the gate signal by operating a shift register (not illustrated) of gate driver 25 according to the gate clock signal and the gate start pulse signal. That is, gate driver 25 starts output of the gate signal to gate signal line GL in synchronization with the gate start pulse signal. Gate driver 25 sequentially supplies the gate signal to one side in the column direction (for example, from a top to a bottom) of the plurality of pixel rows 22. Gate driver 25 switches gate signal line GL that outputs the gate signal each time the gate clock signal is input.