FIG. 5 is a timing diagram for explaining the operations of the state-signal generation circuit according to an embodiment of the present invention.
FIG. 6 is a circuit diagram of an address control circuit according to an embodiment of the present invention.
FIG. 7 is a circuit diagram of a logic circuit according to an embodiment of the present invention.
FIG. 8 is a circuit diagram of a boundary detection circuit according to an embodiment of the present invention.
FIG. 9 is a block diagram showing a configuration of an address detection circuit and a usage detection circuit according to an embodiment of the present invention.
FIG. 10 is a circuit diagram of a fuse set according to an embodiment of the present invention.
FIG. 11 is a circuit diagram of a detection circuit according to an embodiment of the present invention.
FIG. 12 is a circuit diagram of a detection circuit according to an embodiment of the present invention.
FIG. 13 is a circuit diagram of a detection circuit according to an embodiment of the present invention.
FIG. 14 is a circuit diagram of a boundary detection circuit according to an embodiment of the present invention.