FIG. 15 is a circuit diagram of an address conversion circuit contained in a row predecoder according to an embodiment of the present invention.
FIG. 16 is a circuit diagram of an address conversion circuit contained in the row predecoder according to an embodiment of the present invention.
FIG. 17 is a timing chart showing target-row refresh operations in a case 1.
FIG. 18 is a first timing chart showing target-row refresh operations in a case 2.
FIG. 19 is a second timing chart showing target-row refresh operations in a case 2.
FIG. 20 is a timing chart showing target-row refresh operations in a case 3.
FIG. 21 is a first timing chart showing target-row refresh operations in a case 4.
FIG. 22 is a timing chart showing target-row refresh operations in the case 2.
DETAILED DESCRIPTION