However, in the case 2, all of the values indicating the normal word line WLN by the target address, in other words, the values of Xn to X0 are “1”. Therefore, the AND gate circuit 78 contained in the boundary detection circuit 36 is outputting the high level.
Then, when a precharge command PRE is issued, the state signal TRRST2 and the selection signal SEL2 are changed to the high level (time t23). As a result, the latch circuit 79 contained in the boundary detection circuit 36 latches the signal at the high level. Therefore, the flag signal FL
G is activated to the high level.
The first target-row refresh operation is completed as described above. In this manner, in the first target-row refresh operation, the normal word line WLN indicated by the target address is selected.
Then, a second target-row refresh operation is carried out. First, the target address is input again together with an active command ACT from the controller (time t24). The operation related thereto is as explained by using
Then, when a precharge command PRE is issued, the state signal TRRST3 and the selection signal SEL3 are changed to the high level (time t25).