Single poly multi time program cell and method of operating the same
地域：
Cheongju-si
摘要
A single poly multi time program (MTP) cell includes a second conductivity-type well, a sensing transistor comprising a drain, a sensing gate, and a source, a drain electrode connected to the drain, a source electrode connected to the source; a control gate connected to the sensing gate of the sensing transistor, and a control gate electrode, wherein the sensing transistor, the drain electrode, the source electrode, the control gate, and the control gate electrode are located on the second conductivity-type well.
說明書
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
This application claims the benefit under 35 USC 119(a) of Korean Patent Application No. 10,2018/001,139.4 filed on Jan. 30, 2018 in the Korean Intellectual Property Office, the entire disclosure of which is incorporated herein by reference for all purposes.
The following description relates to a single poly Multi Time Program (MTP) cell. The following description also relates to a structure of a single poly MTP cell and a method of operating the same capable of adopting an operation method of preventing the over-erase. Such a structure and method allow for removing a selection transistor for preventing the over-erase, in order to reduce a size of the MTP cell.
A Non-Volatile Memory (NVM) is a memory device that stably maintains data stored therein for a long period of time, even if the power source is turned off. An Electrically Erasable Programmable Read Only Memory (EEPROM) and a flash memory may each be a non-volatile memory element, in wide general use. In particular, the non-volatile memory element may store data even with a low power supply, so such technologies are widely used in a portable electronic device.
權(quán)利要求
What is claimed is:1. A single poly multi time program (MTP) cell, comprising:a second conductivity-type well; a sensing transistor comprising a drain, a sensing gate, and a source; a drain electrode connected to the drain; a source electrode connected to the source; a control gate connected to the sensing gate of the sensing transistor; and a control gate electrode,wherein the sensing transistor, the drain electrode, the source electrode, the control gate, and the control gate electrode are located on the second conductivity-type well. 2. The single poly MTP cell of claim 1 , further comprising a first conductivity-type shallow well located on an upper portion of the second conductivity-type well and located on a lower portion of the control gate. 3. The single poly MTP cell of claim 2 ,wherein the first conductivity-type shallow well is located directly adjacent to the second conductivity-type well. 4. The single poly MTP cell of claim 1 ,wherein the sensing gate of the sensing transistor is implemented by a tunneling region providing a movement path of electrons or holes toward a lower end of the tunneling region. 5. The single poly MTP cell of claim 1 ,wherein the cell forms a floating gate comprising the sensing gate and the control gate. 6. The single poly MTP cell of claim 1 ,wherein the drain and the source of the sensing transistor are formed of a second doping layer and a third doping layer that are located on an upper portion of the second conductivity-type well on lower portions of the drain electrode and the source electrode, respectively. 7. The single poly MTP cell of claim 1 , further comprising a fourth doping layer formed on a lower portion of the control gate electrode. 8. The single poly MTP cell of claim 7 ,wherein the fourth doping layer directly contacts the first conductivity-type shallow well and has a same conductivity type as the first conductivity-type shallow well. 9. The single poly MTP cell of claim 1 ,wherein high concentrations of cell Lightly Doped Drain (LDD) and/or Halo Implant areas are added in an entire region or some regions of the single poly MTP cell. 10. The single poly MTP cell of claim 1 , further comprising a sensing transistor region in which the drain electrode, the sensing transistor, and the source electrode on the second conductivity-type well are located, and a control gate region in which the control gate and the control gate electrode on the second conductivity-type well or tea first conductivity-type well are located. 11. The single poly MTP cell of claim 1 , further comprising an isolation film interposed between the sensing gate and the control gate. 12. The single poly MTP cell of claim 11 ,wherein a first conductivity-type shallow well directly contacts the isolation film and has a depth shallower than a depth of the isolation film. 13. The single poly MTP cell of claim 1 ,wherein a plurality of pulse voltages repeated during the erase time or the program time for the erase operation and the program operation are applied to the drain electrode, the source electrode, and the control gate electrode, and wherein the current flowing into the single poly MTP cell between the plurality of repeated pulse voltages is measured to determine the completion of the erase operation or the program operation. 14. The single poly MTP cell of claim 1 , further comprising:a first doping layer formed in the second conductivity-type well; and a body electrode formed on the first doping layer. 15. The single poly MTP cell of claim 1 ,wherein the drain and the source directly contact the second conductivity-type well. 16. A single poly multi time program (MTP) cell, comprising:a second conductivity-type well; a first conductivity-type well located adjacent to the second conductivity-type well; a sensing transistor comprising a drain, a sensing gate, and a source; a drain electrode connected to the drain; a source electrode connected to the source; a control gate connected to the sensing gate; and a control gate electrode, wherein the sensing transistor, the drain electrode, and the source electrode are located on the second conductivity-type well, and wherein the control gate and the control gate electrode are located on the first conductivity-type well. 17. The single poly MTP cell of claim 16 ,wherein the sensing gate of the sensing transistor is implemented by a tunneling region providing the movement path of electrons or holes toward a lower end of the tunneling region. 18. The single poly MTP cell of claim 16 ,wherein the cell forms a floating gate comprising the sensing gate and the control gate. 19. The single poly MTP cell of claim 16 ,wherein the drain and the source of the sensing transistor are formed of a second doping layer and a third doping layer that are located on an upper portion of the second conductivity-type well on lower portions of the drain electrode and the source electrode, respectively. 20. The single poly MTP cell of claim 16 , further comprising a fourth doping layer formed on a lower portion of the control gate electrode. 21. The single poly MTP cell of claim 16 ,wherein high concentrations of cell Lightly Doped Drain (LDD) and/or Halo Implant areas are added in an entire region or some regions of the single poly MTP cell. 22. The single poly MTP cell of claim 16 , further comprising a sensing transistor region in which the drain electrode, the sensing transistor, and the source electrode on the second conductivity-type well are placed, and a control gate region in which the control gate and the control gate electrode on the second conductivity-type well or the first conductivity-type well are located. 23. The single poly MTP cell of claim 16 , further comprising an isolation film interposed between the sensing gate and the control gate. 24. The single poly MTP cell of claim 23 ,wherein the first conductivity-type well directly contacts the second conductivity-type well under the isolation film. 25. The single poly MTP cell of claim 16 ,wherein a plurality of pulse voltages repeated during the erase time or the program time for the erase operation and the program operation are applied to the drain electrode, the source electrode, and the control gate electrode, and wherein the current flowing into the single poly MTP cell between the plurality of repeated pulse voltages is measured to determine the completion of the erase operation or the program operation. 26. A single poly multi time program (MTP) cell, comprising:a first conductivity-type shallow well and a second conductivity-type well formed in a substrate; a sensing transistor comprising a drain, a sensing gate, and a source and being formed on the second conductivity-type well; a control gate connected to the sensing gate of the sensing transistor and being formed on the first conductivity-type shallow well; and an isolation film formed between the control gate and the sensing gate; wherein the first conductivity-type shallow well has a depth shallower than a depth of the second conductivity-type well. 27. The single poly MTP cell of claim 26 ,wherein the first conductivity-type shallow well directly contacts the isolation film and has a depth shallower than a depth of the isolation film. 28. The single poly MTP cell of claim 26 , further comprising a control gate electrode formed adjacent to the control gate. 29. The single poly MTP cell of claim 26 , further comprising a doping layer formed under the control gate electrode and having a same conductivity type as the first conductivity-type shallow well.
意見反饋
使用該功能遇到問題