As seen in the example embodiment of FIG. 6, a first bit of the three-bit width control signal [2:0] is received at the NAND gate 606, a second bit of the three-bit width control signal [2:0] is received at the NAND gate 608, and a third bit of the three-bit width control signal [2:0] is received at the NAND gate 610. The table below illustrates an example scheme by which the three-bit width control signal [2:0] may be used to control the width of the pulses generated by the pulse generator 600:
Width control[2.0]
Pulse width
3'b001
Level0 (narrow)
3'b010
Level1 (middle)
3'b100
Level2 (wide)