Logic cell structure and integrated circuit with the logic cell structure
地域：
Hsinchu
摘要
A logic cell structure includes: a first portion, with a first height, arranged to be a first layout of a first semiconductor element; a second portion, with the first height, arranged to be a second layout of a second semiconductor element, wherein the first portion is separated from the second portion; and a third portion arranged to be a third layout of an interconnecting path used for coupling the first semiconductor element and the second semiconductor element.
說明書
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
As the row height T of the second-type doped rows 404a-404d is greater than the row height S of the first-type doped rows 402a-404d, the second-type doped rows 404a-404d may be configured to have relatively high speed transistors (or semiconductor elements), and the first-type doped rows 402a-402d may be configured to have relatively low speed transistors.
According to some embodiments, a logic cell 402 with the cell structure 304 may be placed on the first-type doped rows 402d. A logic cell 404 with the cell structure 306 may be placed on the second-type doped rows 404c.
意見反饋
使用該功能遇到問題