白丝美女被狂躁免费视频网站,500av导航大全精品,yw.193.cnc爆乳尤物未满,97se亚洲综合色区,аⅴ天堂中文在线网官网

Two-stage trigger procedure

專(zhuān)利號(hào)
US11617190B2
公開(kāi)日期
2023-03-28
申請(qǐng)人
Panasonic Intellectual Property Corporation of America(US CA Torrance)
發(fā)明人
Alexander Golitschek Edler von Elbwart
IPC分類(lèi)
H04W72/12; H04W72/1268; H04W76/11; H04W16/14; H04W72/04; H04W72/0446
技術(shù)領(lǐng)域
uplink,subframe,scheduling,trigger,ue,dci,unlicensed,resource,in,lte
地域: CA CA Torrance

摘要

The invention relates to a user equipment for being scheduled with uplink radio resources. The user equipment receives from a radio base station a first-stage uplink resource scheduling message, indicating uplink radio resources usable by the UE to perform an uplink transmission via an unlicensed cell. The receiver further receives a second-stage uplink resource scheduling message, which is related to the first-stage uplink resource scheduling message. Upon reception of the second-stage uplink resource scheduling message, a processor of the UE determines that an uplink transmission is scheduled in case the first-stage uplink resource scheduling message is valid. The first-stage uplink resource scheduling message is determined valid based on a determination as to whether an uplink transmission has been triggered by another second-stage uplink resource scheduling message within a predetermined time period prior to reception of the second-stage uplink resource scheduling message. The UE then performs an uplink transmission.

說(shuō)明書(shū)

BACKGROUND Technical Field

The present disclosure relates to a user equipment for being scheduled with uplink radio resources and to a method for operating the user equipment.

Description of the Related Art

Long Term Evolution (LTE)

Third-generation mobile systems (3G) based on WCDMA radio-access technology are being deployed on a broad scale all around the world. A first step in enhancing or evolving this technology entails introducing High-Speed Downlink Packet Access (HSDPA) and an enhanced uplink, also referred to as High Speed Uplink Packet Access (HSUPA), giving a radio access technology that is highly competitive.

In order to be prepared for further increasing user demands and to be competitive against new radio access technologies, 3GPP introduced a new mobile communication system which is called Long Term Evolution (LTE). LTE is designed to meet the carrier needs for high speed data and media transport as well as high capacity voice support for the next decade.

權(quán)利要求

1
The invention claimed is:1. An integrated circuit configured to operate a user equipment, the integrated circuit comprising:reception circuitry, which, in operation, receives from a radio base station:a first-stage uplink resource scheduling message, which indicates uplink radio resources usable by the user equipment to perform an uplink transmission via an unlicensed cell, anda second-stage uplink resource scheduling message, which is related to the first-stage uplink resource scheduling message;control circuitry, which is coupled to the reception circuitry and which, in operation, determines that the first-stage uplink resource scheduling message is valid responsive to the uplink transmission not being triggered by another second-stage uplink resource scheduling message in a defined time period prior to reception of the second-stage uplink resource scheduling message; andtransmission circuitry, which is coupled to the control circuitry and which, in operation, performs the uplink transmission via the unlicensed cell responsive to the first-stage uplink resource scheduling message determined to be valid.2. The integrated circuit according to claim 1, wherein the control circuitry, in operation, invalidates the first-stage uplink resource scheduling message responsive to the uplink transmission being triggered by the another second-stage uplink resource scheduling message in the defined time period.3. The integrated circuit according to claim 1, wherein the first-stage uplink resource scheduling message is addressed to the user equipment, and the second-stage resource scheduling message is commonly addressed to a plurality of user equipments receiving the second-stage uplink resource scheduling message.4. The integrated circuit according to claim 3, wherein the first-stage uplink resource scheduling message is addressed to the user equipment by means of a user-equipment-specific identity employed in a transmission of the first-stage uplink resource scheduling message, and wherein the user-equipment-specific identity is configurable.5. The integrated circuit according to claim 3, wherein the second-stage uplink resource scheduling message is commonly addressed to the plurality of user equipments receiving the second-stage uplink resource scheduling message by means of a shared identity employed in a transmission of the second-stage uplink resource scheduling message, wherein the shared identity is pre-defined and common to the plurality of user equipments.6. The integrated circuit according to claim 1, wherein the first-stage uplink resource scheduling message indicates the defined time period.7. The integrated circuit according to claim 1, wherein the first-stage uplink resource scheduling message further indicates a first time offset to be considered when performing the uplink transmission.8. The integrated circuit according to claim 7, wherein the second-stage uplink resource scheduling message indicates a second time offset to be considered when performing the uplink transmission.9. The integrated circuit according to claim 8, wherein the transmission circuitry, in operation, performs the uplink transmission at least after a sum of the first time offset and the second time offset following reception of the second-stage uplink resource scheduling message.10. The integrated circuit according to claim 1, wherein the first-stage uplink resource scheduling message is a downlink control information (DCI) message of format 0A, 0B, 4A, or 4B, respectively comprising a first-stage flag indicating that the DCI message is a first uplink resource scheduling message of a two-stage uplink resource scheduling.11. The integrated circuit according to claim 10, wherein the second-stage uplink resource scheduling message is a DCI message of format 1C comprising a second-stage flag indicating that the DCI message is a second uplink resource scheduling message of the two-stage uplink resource scheduling.12. An integrated circuit embodying logic which, when executed by a user equipment, controls the user equipment to:receive, from a radio base station, a first-stage uplink resource scheduling message, which indicates uplink radio resources usable by the user equipment to perform an uplink transmission via an unlicensed cell, and a second-stage uplink resource scheduling message, which is related to the first-stage uplink resource scheduling message;determine that the first-stage uplink resource scheduling message is valid responsive to the uplink transmission not being triggered by another second-stage uplink resource scheduling message in a defined time period prior to reception of the second-stage uplink resource scheduling message; andperform the uplink transmission via the unlicensed cell responsive to the first-stage uplink resource scheduling message determined to be valid.13. The integrated circuit according to claim 12, wherein the logic, when executed by the user equipment, controls the user equipment to invalidate the first-stage uplink resource scheduling message responsive to the uplink transmission being triggered by the another second-stage uplink resource scheduling message in the defined time period.14. The integrated circuit according to claim 12, wherein the first-stage uplink resource scheduling message is addressed to the user equipment, and the second-stage resource scheduling message is commonly addressed to a plurality of user equipments receiving the second-stage uplink resource scheduling message.15. The integrated circuit according to claim 12, wherein the first-stage uplink resource scheduling message indicates the defined time period.16. The integrated circuit according to claim 12, wherein the first-stage uplink resource scheduling message further indicates a first time offset to be considered when performing the uplink transmission.17. The integrated circuit according to claim 16, wherein the second-stage uplink resource scheduling message indicates a second time offset to be considered when performing the uplink transmission.18. The integrated circuit according to claim 17, wherein the uplink transmission is performed at least after a sum of the first time offset and the second time offset following reception of the second-stage uplink resource scheduling message.19. The integrated circuit according to claim 12, wherein the first-stage uplink resource scheduling message is a downlink control information (DCI) message of format 0A, 0B, 4A, or 4B, respectively comprising a first-stage flag indicating that the DCI message is a first uplink resource scheduling message of a two-stage uplink resource scheduling.20. The integrated circuit according to claim 19, wherein the second-stage uplink resource scheduling message is a DCI message of format 1C comprising a second-stage flag indicating that the DCI message is a second uplink resource scheduling message of the two-stage uplink resource scheduling.
微信群二維碼
意見(jiàn)反饋