Digital compensation system for a radio frequency power amplifier module
地域：
NC
NC Greensboro
摘要
A digital compensation system for a radio frequency (RF) power amplifier module is disclosed. The digital compensation system includes an RF power amplifier having a first input, a first output, and a first bias input, wherein the RF power amplifier is configured to receive an RF signal at the first input and generate an amplified version of the RF signal at the first output. The digital compensation system also includes compensation circuitry coupled between the first input and the first output and a bias output coupled to the RF power amplifier, wherein the compensation circuitry is configured, in response to the RF signal, to generate or adjust a bias signal at the first bias input to correct dynamic bias errors caused by amplification variations that have time constants.
說明書
This application claims the benefit of provisional patent application Ser. No. 63/018,661, filed May 1, 2020, the disclosure of which is hereby incorporated herein by reference in its entirety.
The present disclosure is related to radio frequency power amplifiers.
Present radio frequency (RF) amplifier systems can include a gallium nitride (GaN) device that makes up a controlled RF amplifier, a drain-current senser, circuitry for controlling drain current by manipulating gate voltage of the GaN device, and a baseband processor having a low-speed data bus coupling the baseband processor to a power amplifier module in which the GaN device is integrated. The circuitry for controlling drain current further comprises an analog-to-digital converter for converting the magnitude of the drain current to a digital representation, a digital-to-analog converter for converting the digital representation of a gate bias value to an analog voltage coupled to a gate of the GaN device, and a logic block for, among other things, setting the GaN device gate voltage. A codeplug (one-time programmable) provides settings for the power amplifier control logic block. A negative voltage generator provides a negative voltage to serve as a power supply to generate the gate bias voltage to the GaN device. The negative voltage generator provides a practical means of biasing the GaN device, which is typically depletion mode and requires a negative gate voltage to function correctly.
權(quán)利要求
What is claimed is:1. A digital compensation system for a radio frequency (RF) power amplifier module comprising:an RF power amplifier having a first input, a first output, and a first bias input, wherein the RF power amplifier is configured to receive an RF signal at the first input and generate an amplified version of the RF signal at the first output; and compensation circuitry coupled between the first input and the first output and a bias output coupled to the RF power amplifier, wherein the compensation circuitry is configured, in response to the RF signal, to generate a bias signal at the first bias input to correct dynamic bias errors caused by amplification variations that have at least one time constant encompassing amplification gain fluctuations due to charge trapping within the RF amplifier. 2. The digital compensation system of claim 1 wherein the compensation circuitry comprises:an input envelope detector having a first detector input coupled to the first input and a first detector output, wherein the input envelope detector is configured to generate a rectified and filtered version of the RF signal; an input analog-to-digital converter having a first converter input coupled to the first detector output and a first converter output, wherein the input analog-to-digital converter is configured to generate a first digital signal in proportion to the RF signal; and a processor having a first processor input coupled to the first converter output, and a processor bias output coupled to the first bias input, wherein the processor is configured to receive the first digital signal and in response generate a digital bias signal at the processor bias output to correct dynamic bias errors caused by the amplification variations that have time constants. 3. The digital compensation system of claim 2 further comprising a digital-to-analog converter having a digital input coupled to the processor bias output and an analog output coupled to the first bias input of the RF amplifier, wherein the digital-to-analog converter is configured to receive the digital bias signal from the processor and convert the digital bias signal into an analog bias signal at the first bias input. 4. The digital compensation system of claim 2 wherein the compensation circuitry further comprises an input coupler coupled to a signal input of the RF amplifier, wherein the input coupler has an input signal tap coupled to the input envelope detector with the input coupler being configured to divert a portion of the RF signal to the input envelope detector. 5. The digital compensation system of claim 3 wherein the compensation circuitry further comprises:an output envelope detector having a second detector input coupled to the second input and a second detector output, wherein the output envelope detector is configured to generate a rectified and filtered version of the amplified RF signal; and an output analog-to-digital converter configured to generate a second digital signal in proportion to the rectified and filtered version of the amplified RF signal and having a second converter input coupled to the second detector output and a second converter output coupled to a second processor input, wherein the processor is configured to receive the second digital signal and in response adjust the digital bias signal to further correct dynamic bias errors caused by the amplification variations that have time constants. 6. The digital compensation system of claim 5 wherein the processor comprises:a first summation node coupled between the first converter output of the input analog-to-digital converter and the second converter output of the output analog-to-digital converter, wherein the first summation node is configured to generate an error signal at an error signal output; and a loop filter coupled between the error signal output and the digital-to-analog converter, wherein the loop filter is configured to smooth the error signal before conversion to the bias signal. 7. The digital compensation system of claim 6 wherein the processor further comprises a first configurable gain block coupled between the input analog-to-digital converter and the first summation node. 8. The digital compensation system of claim 7 wherein the processor further comprises a second configurable gain block coupled between the output analog-to-digital converter and the loop filter. 9. The digital compensation system of claim 8 wherein gain of the second configurable gain block is set to a value that provides a critically damped response to a step change in bias error. 10. The digital compensation system of claim 5 wherein the compensation circuitry further comprises an output coupler coupled to a signal output of the RF amplifier, wherein the output coupler has an output signal tap coupled to the output envelope detector with the output coupler being configured to divert a portion of the amplified RF signal to the output envelope detector. 11. The digital compensation system of claim 10 wherein the RF amplifier is a carrier amplifier of a Doherty amplifier. 12. The digital compensation system of claim 11 further comprising:a splitter having a splitter input configured to receive the RF signal, a carrier splitter output coupled to the input of the RF amplifier that is the carrier amplifier, and a peak splitter output; a peak amplifier having a peak signal input coupled to the peak splitter output and a peak signal output, wherein the peak amplifier is configured to further amplify the RF signal when the carrier amplifier saturates; and a combiner having a peak combiner input coupled to the peak signal output, a carrier combiner input coupled to the output of the RF amplifier that is the carrier amplifier, and a combiner output coupled to the output coupler. 13. The digital compensation system of claim 12 further comprising a configurable peak gain block coupled between a peak bias input of the peak amplifier and the analog output of the digital-to-analog converter. 14. The digital compensation system of claim 1 further comprising:a digital pre-distorter having a baseband signal input and a baseband signal output, wherein the digital pre-distorter is configured to linearize the RF amplifier; and a baseband-to-RF converter having an RF converter input coupled to the baseband signal output and an RF converter output coupled to the first input of the RF amplifier. 15. The digital compensation system of claim 14 further comprising an RF-to-baseband converter having an analog signal input coupled to the first output of the RF amplifier and a digital signal output coupled to a second input into the digital pre-distorter. 16. The digital compensation system of claim 14 wherein the compensation circuitry is configured to have a compensation settling period that is less than a block duration of the digital pre-distorter. 17. The digital compensation system of claim 16 wherein the block duration of the digital pre-distorter is tens of microseconds. 18. The digital compensation system of claim 2 wherein the 3-dB bandwidth of the input envelope detector is one-tenth of a sampling rate of the input analog-to-digital converter. 19. The digital compensation system of claim 16 wherein the compensation settling period is thirty-two times the period of the sampling rate of the input analog-to-digital converter. 20. The digital compensation system of claim 1 wherein the RF amplifier is of a gallium nitride type. 21. The digital compensation system of claim 1 wherein one of the amplification variations having the at least one time constant is amplification gain fluctuations due to amplifier temperature changes. 22. A radio frequency (RF) module comprising:an RF power amplifier having a first input, a first output, and a first bias input, wherein the RF power amplifier is configured to receive an RF signal at the first input and generate an amplified RF signal at the first output; and a processor having a first processor input configured to receive a digital signal that is a digital data stream generated by a baseband processor and represents an envelope of the RF signal, and a processor bias output coupled to the first bias input, wherein the processor is configured to receive the digital signal and in response generate a digital bias signal at the processor bias output to correct dynamic bias errors caused by amplification variations that have time constants. 23. The RF module of claim 22 further comprising:an output coupler coupled to a signal output of the RF amplifier, wherein the output coupler has an output signal tap configured to divert a portion of the amplified RF signal; an output envelope detector having a detector input coupled to the output signal tap and a second detector output, wherein the output envelope detector is configured to generate a rectified and filtered version of the amplified RF signal; and an output analog-to-digital converter configured to generate a second digital signal in proportion to the rectified and filtered version of the amplified RF signal and having a second converter input coupled to the second detector output and a second converter output coupled to a second processor input, wherein the processor is configured to receive the second digital signal and in response adjust the digital bias signal to further correct dynamic bias errors caused by the amplification variations that have time constants.
意見反饋
使用該功能遇到問題