FIG. 13B illustrates a 1TnC bit-cell with stacked and folded planar capacitors that use extended bottom electrodes and aligned central pedestals, in accordance with some embodiments.
FIG. 13C illustrates a 1TnC bit-cell with stacked and folded planar capacitors having offset and that use extended bottom electrodes and with aligned central pedestals, in accordance with some embodiments.
FIG. 13D illustrates a 1TnC bit-cell used for FIGS. 13A-C, in accordance with some embodiments.
FIG. 14A illustrates a 1TnC bit-cell with stacked and folded planar capacitors that use extended shared metal and misaligned central pedestals, in accordance with some embodiments.
FIG. 14B illustrates a 1TnC bit-cell with stacked and folded planar capacitors that use extended shared metal and aligned central pedestals, in accordance with some embodiments.
FIG. 14C illustrates a 1TnC bit-cell with stacked and folded planar capacitors having offset and that use extended shared metal and with aligned central pedestals, in accordance with some embodiments.
FIG. 14D illustrates a top view cross-section of a capacitor placement configuration where planar capacitors are staggered on a shared bottom electrode or shared metal, in accordance with some embodiments.
FIG. 15A illustrates a 1TnC bit-cell with stacked and folded non-planar capacitors, in accordance with some embodiments.