According to the embodiment, in the columnar bodies CL2a and CL2b, the region other than the region facing the first division insulating film 50 faces the second conductive film 22 via the first gate insulating film 203 as the channel region of the drain-side select gate SGDO. Accordingly, the channel width of the drain-side select gate SGDO can be increased, and the drain-side select gate SGDO can allow a sufficient current from the selected memory cell MC to flow. The semiconductor portion 202 and the first gate insulating film 203 do not exist in the region facing the first division insulating film 50 other than the channel region. Therefore, it is possible to prevent erroneous writing of data to the first gate insulating film 203, the occurrence of off-leakage, and the generation of electron traps. Therefore, the controllability of the drain-side select gate SGDO is improved.